Effect of annealing treatment on the electrical characteristics of Pt/Cr-embedded ZnO/Pt resistance random access memory devices J. Vac. Sci. Technol. A 32, 02B119 (2014) The authors provided the formation and memory effects of nonvolatile multilayer nickel-silicide nanocrystal memory in this study. This proposed structure can efficiently improve the drawbacks of current floating gate and single-layer nanocrystal memories for the next-generation nonvolatile memory application. The charge trapping layer of multilayer structure was deposited by sputtering a commixed target ͑Ni 0.3 Si 0.7 ͒ in the argon and nitrogen ambiance, and then used a low temperature rapid thermal annealing to form uniform nanocrystals. Transmission electron microscope images clearly show the multilayer and single-layer nanocrystal structures embedded in SiN x . X-ray photoelectron spectroscopy and x-ray diffraction also present the chemical states and crystallization of nanocrystals under different annealing temperature treatments. The capacitor with different memory structures was also studied and exhibited hysteresis characteristics after electrical operation. In addition, the multilayer nanocrystals revealed better charge storage ability and reliability than the single-layer nanocrystals.
Formation and nonvolatile memory characteristics of multilayer nickelsilicide NCs embedded in nitride layer
The authors provided the formation and memory effects of nonvolatile multilayer nickel-silicide nanocrystal memory in this study. This proposed structure can efficiently improve the drawbacks of current floating gate and single-layer nanocrystal memories for the next-generation nonvolatile memory application. The charge trapping layer of multilayer structure was deposited by sputtering a commixed target ͑Ni 0.3 Si 0.7 ͒ in the argon and nitrogen ambiance, and then used a low temperature rapid thermal annealing to form uniform nanocrystals. Transmission electron microscope images clearly show the multilayer and single-layer nanocrystal structures embedded in SiN x . X-ray photoelectron spectroscopy and x-ray diffraction also present the chemical states and crystallization of nanocrystals under different annealing temperature treatments. The capacitor with different memory structures was also studied and exhibited hysteresis characteristics after electrical operation. In addition, the multilayer nanocrystals revealed better charge storage ability and reliability than the single-layer nanocrystals. © 2008 American Institute of Physics. ͓DOI: 10.1063/1.3006126͔
I. INTRODUCTION
Nonvolatile nanocarbon ͑NC͒ memories and polysilicon-oxide-nitride-oxide-silicon ͑SONOS͒-type memories have recently been promising candidates to take the place of the conventional floating gate nonvolatile memory because the discrete quantum wells and traps as the charge storage media have effectively improved data retention for the scaling down devices. [1] [2] [3] Although the scaling down tunnel oxide ͑Ͻ4 nm͒ is defect-free and of high quality, it is still difficult to prevent the storage charges to leak into substrate under retention test. Because of the quantum effect factor, the wave function of stored electrons can appear in the silicon substrate resulting in larger tunneling probability to increase the charge loss for retention state. 4, 5 In the pervious studies, the high-k materials can be used to increase the physical thickness of tunnel oxide layer and achieve the same efficiency for scaling down process, such as Si 3 N 4 , HfO 2 , and Al 2 O 3 .
4,6
Moreover, Ng et al. 7 proposed a densely stacked silicon NC layer to keep the better retention time because the charges stored in the NCs near the blocking oxide have low tunnel probability to leak into substrate. However, there are very few researches to investigate the formation and nonvolatile memory effect of multilayer metal NCs. In our work, the formation and charge storage effect of nonvolatile multilayer nickel-silicide ͑NiSi͒ NC memory ͑NMLNCM͒ were revealed. The NCs were formed by the Ni-Si-N thin film and this proposed that memory structure was combined with the benefits of SONOS-type and multilayer NCs. Hence, we used the NMLNCM structure to compare with single-layer nickel-silicide NCs for the electrical characteristics of capacitance-voltage ͑C-V͒, retention, and endurance test in this study.
II. FABRICATION FLOW AND MATERIAL ANALYSES OF NCS
This memory cell structure was fabricated on a 4 in. p-type silicon ͑100͒ wafer. After a standard RCA process, which removed native oxide and microparticles, a 3-nmthick tunnel oxide was thermally grown by a dry oxidation process in an atmospheric pressure chemical vapor deposition furnace. Subsequently, a 10-nm-thick nitrogen incorporated Ni 0.3 Si 0.7 layer that served as the charge trapping layer was deposited by reactive sputtering of Ni 0.3 Si 0.7 commixed target in the Ar ͓24 SCCM ͑SCCM denotes standard cubic centimeter per minute at STP͔͒ and N 2 ͑10 SCCM͒ environment at room temperature. The dc sputtering power and pressure were set to 80 W and 7.6 mtorr. Here, the ratio of commixed target ͑Ni:Si͒ was decided by the volumes of NCs and surrounding dielectric. We first analyzed the composition of the charge trapping layer by x-ray photoelectron spectroscopy ͑XPS͒ system. Figure 1 shows the Ni 2p core-level photoemission spectra of the charge trapping layer which consist of two main peaks, 2p 3/2 ͑ϳ855 eV͒ and 2p 1/2 ͑ϳ873 eV͒, with two small satellite peaks by XPS system. According to the values of other literatures, Ni 2p 3/2 binding energies are at 852.3 and 853.4 eV for metallic nickel ͑Ni-Ni͒ and Ni-silicide ͑Ni-Si͒, respectively.the nitrogen atoms were bound with the Ni-Si compound. At this point, it was reasonably assumed that the charge trapping layer ͑as deposited thin film͒ could be assigned to the NiSi-N ternary bond. Hence, we could obtain a Ni-Si-N thin layer that serves as the charge trapping layer by sputtering a Ni 0.3 Si 0.7 target in the Ar/ N 2 environment in our work.
Next, a rapid thermal annealing ͑RTA͒ process was performed in N 2 ambient and the annealing condition was 600°C for 100 s. After the annealing step, the NCs would self-assemble in the dielectric layer, and the single-layer NC memory structure was formed by capping a 30-nm-thick SiO 2 as the blocking oxide. The cross-sectional transmission electron microscope ͑TEM͒ and fabrication flow of NCs embedded in the nitride layer are shown in Fig. 2 . Here, we further analyzed the chemical states of NCs to find that the peak signal of Si-N bond was shifted toward higher binding energy, and the peak signal of Ni-N was decayed gradually to disappear after the RTA process at 600°C for 100 s by the N 1s results of XPS, as shown in Fig. 3͑a͒ . Besides, we also found that the peak of Ni-Si obviously appeared at 32.8°by x-ray diffraction ͑XRD͒ analysis after the annealing temperature treatment of 500°C, as shown in Fig. 3͑b͒ . Therefore, we considered this as an internal competition characteristic of Ni-Si-N thin film due to the different Gibbs free energy of Ni-Si ͑−318 kJ mol −1 ͒, Ni-N ͑−70-85 kJ mol −1 ͒, and Si-N ͑−470 kJ mol −1 ͒ to simply form the uniform NiSi NCs embedded in the nitride layer 9 Moreover, we used this internal competition mechanism of Ni-Si-N thin film to fabricate the second NC layer of multilayer memory sample, and the annealing condition imitated the formed state of our first NC layer. Then, a 20-nmthick blocking oxide was deposited on the charge trapping layer to completely make a multilayer NiSi NC memory. Finally, Al gate electrodes on the back and front side of the samples were deposited and patterned for our proposed memory structures. Form the NMLNCM cross-sectional TEM image of Fig. 4 , it is found that the first deposited NCs layer was separated into two layers, and we believe that this phenomenon was caused by partial diffusion of NiSi NC into SiN x during the second RTA process ͑the conjectured formation flow of multilayer NC structure is also shown in Fig.  4͒ . 10, 11 Therefore, the upper-layer NC size ͑5-6 nm͒ is larger than the lower-layer ͑2-3 nm͒ and we can use this material characteristic to fabricate the multilayer NCs. By TEM image analysis, there was a total of three layers of NCs in this proposed memory structure and the physical thickness of the memory cell was the same with the single-layer memory structure. Because of this, we were very interested in the nonvolatile memory effect of multilayer compared with single-layer NCs. Figure 5͑a͒ shows the C-V characteristics of single-layer NC structure, and its memory window is only about 5 V under Ϯ10 V gate voltage operation. However, the multilayer NC structure is clearly observed that the memory windows of 5 and 13 V can be obtained under Ϯ5 and Ϯ10 V operation, respectively, as shown in Fig. 5͑b͒ . The C-V hysteresis loops are counterclockwise, which is due to injection of electrons from the deep inversion layer and injection of holes from the deep accumulation layer of Si substrate. 12 The memory window of multilayer NC structure was much larger than the single-layer NCs at the same voltage sweeping ͑Ϯ10 V͒ condition. The enhancement of storage capacity was attributed to the high density number of NCs ͑three-dimensional structure͒ and strong coupling with conduction channel of metal NCs, which was related to the high dielectric constant of charge trapping layer. 13, 14 In addition, the difference in flat-band voltage between single-layer and multilayer was also due to strong coupling with conduction channel by the metal NC density ͑except the twice thermal annealing of multilayer͒. We provided a simple simulation of electric field ͑E͒ distribution for our proposed single-layer and multilayer NCs to explain the abovementioned phenomenon, as shown in distribution of vertical E across the NCs ͑without any NCs͒. To compare the vertical E between the tunnel oxide and the substrate for the single-and multilayer NCs, Figs. 6͑c͒ and 6͑d͒ present the vertical E distributions in black and red dashed lines. We can find that the vertical Es of the multilayer near the substrate are all larger than single layer and the distribution of E on the substrate for multilayer NC structure is more uniform by our simulation analysis. In the other words, the high density of metal NCs can enhance the gate control ability for the conduction channel in our work. Moreover, the large charge storage ability at scale-down devices can be maintained for the multilayer structure with NCs embedded in the nitride.
III. RESULTS AND DISCUSSIONS OF NONVOLATILE MEMORY EFFECT
The endurance characteristics of multilayer NCs and single-layer NCs are provided in Fig. 7 . Pulse conditions of V G − V FB = Ϯ 5 V for 0.1 ms were applied to evaluate endurance characteristics for the program/erase cycle operations.
In the endurance test, first, we used this pulse condition to stress our samples and then programmed to a program state or erased to an erase state. After that, we used the read mode to detect the flatband voltage, V FB ͑read mode: The V FB is obtained by comparing the C-V curves from a charged state or a quasineutral state.͒. Figures 7͑a͒ and 7͑b͒ both show the negligible degradation of memory window up to 10 6 p / e cycles for the multilayer and single-layer structure. In the endurance test, our proposed memory structures had the advantages for the nonvolatile memory application.
Further analysis of the reliability indicated the charge retention properties of single-layer and multilayer NC memory structures at 27 and 85°C, which are demonstrated in Figs. 8͑a͒ and 8͑b͒ , respectively. Here, we purposely kept the same memory window, and this measurement results were carried out using a fixed gate voltage stress of Ϯ5 V ͑10 and 2 ms for single layer and multilayer͒ at 27 and 85°C. Hence, the shift in the flatband voltage as a function of time is obtained by comparing the C-V curves. From Fig.  8͑a͒ , we used an extrapolation to give a long-term predictable result ͑solid and dotted line͒ after 1000 s ͑stable region of retention͒. 15 We find that single-layer and multilayer NiSi NCs all have good chare storage ability and get up to 10 years at room temperature, as shown in Fig. 8͑a͒ .
However, a serious condition of 85°C can show the advantages of multilayer NiSi NC memory, and it is found that the charge loss ratio of a multilayer is much lower than single-layer NCs. In this study, we found that the leakage currents of single-and multilayer NC memories were very small. Therefore, the blocking oxide was enough to block the stored electrons leaking into the Al gate. If the stored electron loss is due to lateral migration effect, the retention test of single-and multilayer NC memories under 85°C will have the same results. The biggest difference between singleand multilayer NC memory is the position of main stored carriers. The position of main stored carriers for only singlelayer NC memory is like the first NC layer of multilayer NC memory. However, the position of main stored carriers for multilayer NC memory is the third NC layer.
Hence, based on the TEM images, we established an energy band diagram of multilayer NCs embedded in SiN x layer ͑as shown in Fig. 9͒ to consider that the reason was due to the charges stored in the upper-layer NCs ͑the third layer of multilayer structure͒, which can be suppressed from leaking into substrate under thermal test by the Coulomb blockade effect and energy level quantization of the lower-layer NCs ͑the first and second layers of the multilayer structure͒. 16, 17 The Coulomb blockade effect was caused by the carriers existing in second layer NCs ͑as shown in the second layer of energy band diagram͒, and this stored charge reduced the electron loss probability from the third layer to the first layer. In addition, the energy level quantization of NCs is limited to the size and effective mass of a NC. by the theoretical simulation of Guan et al. 17 Hence, in this model, the ground states ͑Fermi level͒ of first and second layers of the multilayer structure were higher than the third layer because their NC size was smaller than 3 nm. This Fermi level shift can partially suppress the electrons stored in the third NC layer from leaking into the first and second NC layers under thermal test. We also depicted this physical phenomenon in Fig. 9 to appear that the nonvolatile multilayer nickel-silicide NC memory can effectively keep carriers in the charge trapping layer for a harsh environment.
IV. CONCLUSION
In this study we adopted the Ni-Si-N thin film to easily fabricate the NiSi NCs embedded in SiN layer after a RTA process and also proposed a nonvolatile NiSi NC memory with multilayer using low thermal budget. This multilayer NC structure exhibited superior memory performance for the charge storage capacity and reliability than single-layer NC sample. A larger memory window of 13 V was clearly observed after Ϯ10 V voltage sweep and the retention can get up to 10 years for next-generation nonvolatile memory application. We also provided an energy band diagram of the multilayer NC structure to display the predominance of NMLNCM at scaling down process. In addition, this formation technique of charge trapping structure was also suitable for the low temperature substrate on the flexible electronics application. The ground states of first and second layers of multilayer structure were caused by the energy level quantization effect.
